R E G I S T E R III

Position number	Assembly number	Board part number	Board name	Comments
A1		960321	DISKETTE CONTROLLER	
A2		960320	CASSETTE CONTROLLER	
A3		960316	CLUSTER INTERFACE	
A4		960319	SYNCHRONOUS INTERFACE	
A5		960314	PROM CR/PTR INTERFACE	Programmable Read Only Memory with Card Reader and Paper Tape Reader Interface.
A6				A second Cluster Interface board, a PROM board or a RAM board can be used in this position.
A7		960315	RAM BOARD	Random Access Memory.
A8		960313	CPU BOARD	Central Processing Unit.
A9		960310	DISPLAY LOGIC 2	
A10		960309	DISPLAY LOGIC 1	
A11	1	960307	DEFLECTION V	
A12	1	960308	DEFLECTION H	
A13	1	960377	DEFLECTION MOTHER	
A14	2	960305	POWER SUPPLY 2	
A15	2	960304	POWER SUPPLY 1	
A16	2	960345	POWER MOTHER	
A17		960306	VIDEO BOARD	
A20		960346	POWER CONNECTION	
A21		960312	MOTHER BOARD	
A22		960318	CONNECTOR BOARD	
A23		900249	POWER TERMINATION	Mounted on Power Supply 2.
A31		960330	CASSETTE DRIVE UNIT	
A32		960329	DISKETTE DRIVE UNIT	
A40		960303	KEYBOARD LOGIC	Separate unit
A41			LAMP BOARD	
A30		960384	ASYNCHRONOUS/ISOCHRONOUS CONVERTER	Separate unit, not inside the cabinet.



NOTE!
The POWER CONNECTION board and the POWER MOTHER board will be substituted by a cable on newer models.

LOCATION OF THE BOARDS IN THE TDV 2114



LOCATION OF THE BOARDS IN THE KEYBOARD UNIT



NOTE!
Pins J4,J5,J6,J7 and J8 are mounted on the solder side of the board.

THE MOTHERBOARD SEEN FROM THE COMPONENT SIDE

PIN NO. P1 A	SIGNAL NAME BUS	A1 DISKETTE CONTR.	NOTE	A2 CARTR. CONTR.	NOTE	A3 CLUSTER INTF.	NOTE	A4 SYNCHR. CR/PTR	NOTE	A5 PROM	NOTE	A6 RAM	NOTE	A7 LCG
1	GND	GND		GND		GND		GND		GND		GND		GND
2	+ 5 V	+ 5 V		+ 5 V		+ 5 V		+ 5 V		+ 5 V		+ 5 V		+ 5 V
3	OUT E 7	–		–		–		–		–		–		–
4	OUT E 6	–		–		–		–		–		–		–
5	OUT E 5	–		–		–		–		–		–		–
6	OUT E 4	–		–		–		–		–		–		–
7	AB 8	AB8		AB8		–		–		AB8		AB8		AB8
8	AB 10	AB10		AB10		–		–		AB10		AB10		AB10
9	DB 0	DB0		DB0		DB0		DB0		DB0		DB0		DB0
10	GRANT 4	–		–		–		–		–		–		–
11	DB 2	DB2		DB2		DB2		DB2		DB2		DB2		DB2
12	GRANT 1	–		–		–		–		–		–		–
13	AB 14	AB14		AB14		–		–		AB14		AB14		AB14
14	AB 12	AB12		AB12		–		–		AB12		AB12		AB12
15	DB 7	DB7		DB7		DB7		DB7		DB7		DB7		DB7
16	AB 4	AB4		AB4		AB4		AB4		AB4		AB4		AB4
17	DR 1	–		–		–		–		–		–		–
18	AB 0	AB0		AB0		AB0		AB0		AB0		AB0		AB0
19	AB 5	AB5		AB5		AB5		AB5		AB5		AB5		AB5
20	AB 1	AB1		AB1		AB1		AB1		AB1		AB1		AB1
21	DR 2	DR2		–		–		–		–		–		–
22	+ 12 V	–		+ 12 V		+ 12 V		+ 12 V		+ 12 V		+ 12 V		–
23	– 5 V	–		–		–		–		– 5 V		– 5 V		–
24	IREQ 3	–		–		–		–		–		–		–
25	IREQ 1													
26	IREQ 6	IREQ6		–		–		–		–		–		–
27	IACK 6	IACK6		–		–		–		–		–		–
28	IACK 4	–		–		IACK4		–		–		–		–
29	IACK 2	–		–		–		IACK2	8	–		–		–
30	IACK 0	–		–		–		–		–		–		–
31	DB 4	DB4		DB4		DB4		DB4		DB4		DB4		DB4
32	IACK 7	–		IACK7		–		–		–		–		–
P1 B														
1	GND	GND		GND		GND		GND		GND		GND		GND
2	+ 5 V	+ 5 V		+ 5 V		+ 5 V		+ 5 V		+ 5 V		+ 5 V		+ 5 V
3	IN E4													
4	IN E5													
5	IN E6													
6	IN E7													
7	AB 9	AB9		AB9		–		–		AB9		AB9		AB9
8	AB 11	AB11		AB11		–		–		AB11		AB11		AB11
9	DB 1	DB1		DB1		DB1		DB1		DB1		DB1		DB1
10	GRANT 3	–		GRANT3		–		–		–		–		–
11	GRANT 2	GRANT2		–		–		–		–		–		–
12	AB 15	AB15		AB15		–		–		AB15		AB15		AB15
13	AB 13	AB13		AB13		–		–		AB13		AB13		AB13
14	DB 6	DB6		DB6		DB6		DB6		DB6		DB6		DB6
15	AB 6	AB6		AB6		AB6		AB6		AB6		AB6		AB6
16	AB 2	AB2		AB2		AB2		AB2		AB2		AB2		AB2
17	DR 4	–		–		–		–		–		–		–
18	AB 7	AB7		AB7		AB7		AB7		AB7		AB7		AB7
19	AB 3	AB3		AB3		AB3		AB3		AB3		AB3		AB3
20	WAIT	–		–		–		–		–		–		–
21	DR 3	–		DR3		–		–		–		–		–
22	+ 12 V	–		–		–		–		+ 12 V		+ 12 V		–
23	– 5 V	–		–		–		–		– 5 V		– 5 V		–
24	IREQ 4	–		–		IREQ4		–		–		–		–
25	IREQ 2	–		–		–		IREQ2	8	–		–		–
26	IREQ 7	–		IREQ7		–		–		–		–		–
27	IREQ 5	–		–		IREQ5		–		–		–		–
28	IACK 5	–		–		IACK5		–		–		–		–
29	IACK 3	–		–		–		–		–		–		–
30	IACK 1													
31	DB 3	DB3		DB3		DB3		DB3		DB3		DB3		DB3
32	DB 5	DB5		DB5		DB5		DB5		DB5		DB5		DB5

NOTE	A8 CPU	NOTE	These connectors DO NOT have the standard bus pin-out. A9 DISPLAY LOGIC II	NOTE	A10 DISPLAY LOGIC I	NOTE	PIN NO.
	GND		GND		GND		1
	+ 5 V		+ 5 V		+ 5 V		2
	OUT E7		–		IFCOM (OE7)		3
	OUT E6		–		CTRAW (OE6)		4
	OUT E5		–		CRAW (OE5)		5
	OUT E4		–		CPU RLD (OE4)		6
	AB8		ODB0	1	ODB0	1	7
	AB10		ODB5	1	ODB5	1	8
	DB0		DB0		DB0		9
	GRANT4		VIDEO	4	TSB	2	10
	DB2		DB2		DB2		11
	GRANT1		LHC	1	LHC	1	12
	AB14		ODB1	1	ODB1	1	13
	AB12		CCADV	1	CCADV	1	14
	DB7		DB7		DB7		15
	AB4		CURAD	1	CURAD	1	16
	DR1		CURL	1	CURL	1	17
	AB0		CURD	1	CURDV	1	18
	AB5		RINPEN	1	RINPEN	1	19
	AB1		HOME	1	HOME	1	20
	DR2		DEC72	1	DEC72	1	21
	+ 12 V		+ 12 V		+ 12 V		22
	– 5 V		80 CHAR		CH80		23
	IREQ3		–		IREQ3		24
	IREQ1		IREQ1				25
	IREQ6		DEC25	1	DEC25	1	26
	IACK6		LVC	1	LVC	1	27
	IACK4		EOL	1	EOL	1	28
	IACK2	8	CCEN	1	CCEN	1	29
	IACK0		SAB7	1	SAB7	1	30
	DB4		DB4		DB4		31
	IACK7		ODB7	1	ODB7	1	32
	GND		GND		GND		1
	+ 5 V		+ 5 V		+ 5 V		2
	INE4		–		IE4		3
	INE5		–		CRAR (I E5)		4
	INE6		–		IE6		5
	INE7		–		IFST (IE7)		6
	AB9		DEC24	1	DEC24	1	7
	AB11		ODB6	1	ODB6	1	8
	DB1		DB1		DB1		9
	GRANT3		BLANKN	3	EPS	2	10
	GRANT2		VSYNC	3	NP	2	11
	AB15		ODB3	1	ODB3	1	12
	AB13		ODB4	1	ODB4	1	13
	DB6		DB6		DB6		14
	AB6		ODB2	1	ODB2	1	15
	AB2		LOINTA	3	KSTR	4	16
	DR4		LF	1	LF	1	17
	AB7		RESCC	1	RESCC	1	18
	AB3		RAMWRP	1	RAMWRP	1	19
	WAIT		EOP	1	EOP	1	20
	DR3		HSYNC	1	HSYNC	1	21
	+ 12 V		+ 12 V		+ 12 V		22
			CCUP	1	CCUP	1	23
	IREQ4		CURUP	1	CURUP	1	24
	IRFQ2	8	ROLLF	1	ROLLF	1	25
	IREQ7		VIDOF	1	VIDOF	1	26
	IREQ5		CURBL	1	CURBL	1	27
	IACK5		MBSY	1	MBSY	1	28
	IACK3		–		IACK3		29
	IACK1		IACK1		–		30
	DB3		DB3		DB3		31
	DB5		DB5		DB5		32

Positions marked – means that the bus signal is present on the connector but not in use on the listed board.

The list gives the determined positions for the boards. Locations A5 to A7 may be used for memory boards (max. 48k) in other configurations.

NOTE 1: Signals connecting Display Logic I and II.

NOTE 2: Goes to connector board via W1P1 – connector board cable (location 7

NOTE 3: Signals go to the TV circuits via A21 J2.

NOTE 4: Video signal to video board via J4-J5.

NOTE 5: Keyboard signals to and from keyboard via A21 J3.

NOTE 6: Bell signal going to loudspeaker via J6-J7.

NOTE 7: CPU clear signal from push button in front via J8.

NOTE 8: On Motherboards L-92655-0, L-92655-1 and L-92655-2 connections must be strapped between CPU and Sync Interface when Sync Inetrface is used.



NOTE: The table does not indicate the polarity of the signal!

SIGNAL NAMES ON THE P1 CONNECTORS ON THE TDV 2114 MOTHERBOARD

PIN NO. P2 A	SIGNAL NAME BUS	A1 DISKETTE CONTR.	A2 CARTR. CONTR. NOTE	A3 CLUSTER INTF. NOTE	A4 SYNCHR. CR/PTR NOTE	A5 PROM NOTE	A6 RAM NOTE	A7 LCG NOTE	A8 CPU
1									CLOCI
2	– 12 V	–	–	– 12 V	– 12 V	–	–	–	– 12 V
3	DMARW	–	–	–	–	–	DMARW	–	DMAR
4	INTE	–	–	–	–	–	–	–	INTE
5	INTA	–	–	–	–	–	–	–	INTA
6	MEMR	–	–	–	–	–	–	–	MEMR
7	OUT	–	–	–	OUT	–	–	–	OUT
8	INP	–	–	INP	–	–	–	–	INP
9	3000								3000
10	SINGLE						–	–	SINGL
11	PH2 TTL	–	–	–	–	–	–	–	PH2 T
12	STEP	–	–	–	–	–	–	PH2 TTL	STEP
13	RESET	RESET	RESET	RESET	RESET	RESET	RESET	RESET	RESET
14	MCLR	–	–	–	–	–	–	–	MCLR
15	MIN	MIN	MIN	–	–	MIN	MIN	MIN	MIN
16	MW	MW	MW	–	–		MW	MW	MW
17	IOIN	IOIN	IOIN	IOIN	IOIN	IOIN	–	–	IOIN
18	WTRQ	–	–	–	–	–	WTRQ	–	WTRQ
19	IOW	IOW	IOW	IOW	IOW	–	–	IOW	IOW
20	DMAPLS	DMAPLS	DMAPLS	–	–	–	–	–	DMAP
21	307.2 kHz	–	–	307.2 kHz	307.2 kHz		–	–	307.2
22	KEY LO	–	–	–	–	–	–	–	KEY L
23	KEY HI	–	–	–	–	–	–	–	KEY I
24	FL + 12 V	–	–	FL+12 V	–	–	–	–	FL+12
25	FL – 12 V	–	–	FL–12 V	–	–	–	–	FL–1
26	PRINT HI	–	–	–	–	–	–	–	PRINT
27	PRINT LO	–	–	–	–	–	–	–	PRINT
28									
29									
30	STROBE	–	–	–	–	–	STROBE	–	STRO
31	PH1 TTL	–	–	–	–	–	PH1 TTL	PH1 TTL	PH1 T
32									
P2 B									
1									
2									
3		GND	GND*						TEST
4		GND	GND*						
5		GND	GND*						
6		+ 5 V	+ 5 V*						
7		+ 5 V	+ 5 V*						
8									
9									
10						CP1 8			CPCL
11						8			
12						& 8			
13						- 8			
14						0 8			
15						1 8			
16						2 8			
17						3 8			
18						4 8			
19						5 8			
20						ST 1 8			
21					CT103 2	ST 2 8			
22					CT108 2	& or 6 8			
23					CT105 2	4 8			
24					CT104 2	5 8			
25					CT107 2	2 8			
26					CT106 2	3 8			
27					CT109 2	1 or 9 8			
28					CT114 2	0 or 8 8			
29					CT115 2	- or 7 8			INF6
30					CT125 2	CP2 8			INF7
31									
32		WMODE							

*These five signals are not in use on the Cartridge Controller, but a second Diskette Controller can be used in this location.

NOTE	A8 CPU	NOTE	A9 DISPLAY LOGIC II	NOTE	A10 DISPLAY LOGIC I	NOTE	PIN NO.
	CLOCK		DOTCLK				1
	– 12 V		– 12 V		12 V		2
							3
	DMARW		HSYNC		KB2	5	
	INTE				KB6	5	4
	INTA				EXTE	2	5
	MEMR		RAB3	1	RAB3	1	6
	OUT				OUT		7
	INP		INP		CLDICI	2	8
	3000		SAB11	1	SAB11	1	9
	SINGLE		SAB10	1	SAB10	1	10
	PH2 TTL		TREN	1	TREN	1	11
	STEP		CHCLK1	1	CHCLK1	1	12
	RESET		SAB8	1	SAB8	1	13
	MCLR		MCLR		MCLR		14
	MIN		CHCLK	1	CHCLK	1	15
	MW				OCTC	2	16
	IOIN		–		IOIN		17
	WTRQ		SETB8	1	SETB8	1	18
	IOW				TUT	6	19
	DMAPLS				CLEARK	5	20
	307.2 kHz				Q1		21
	KEY LO	8			CT125	2	22
	KEY HI	8			CT108	2	23
	FL+12 V	8	–		+ 12 V FL		24
	FL–12 V	8	–		– 12 V FL (CLDOCO)		25
	PRINT HI	8			CT109	2	26
	PRINT LO	8			WAITL	5	27
			EOL		ENQL	5	28
					CARL	5	29
	STROBE				ERRORL	5	30
	PH1 TTL				NAKL	5	31
					OCTA	2	32
			RB1	1	RB1	1	1
			RAB4	1	RAB4	1	2
	TEST		RAB5	1	RAB5	1	3
			CARRY	1	RACRY	1	4
			DOTCLK3	1			5
			RAB2	1	RAB2	1	6
					KB5	5	7
					KB3	5	8
					KB7	5	9
	CPCL	7			KB4	5	10
			RACRY		KB1	5	11
					ONLIL	5	12
					LINEK	5	13
			SAB9	1	SAB9	1	14
			ERASE	1	ERASB	1	15
					OCT B	2	16
			VBLANK	1	VBLANK	1	17
					CLDICO	2	18
					CT103	2	19
					TRANSK	5	20
			DEC72		BREAK	5	21
					CT106	2	22
					CLDOCI	2	23
			LLB	1	LLB	1	24
					CT105	2	25
					CT107	2	26
					ACKL	5	27
					CT104	2	28
	INF6		–		IRST (IF6)		29
	INF7				URSTIN (IF7)		30
							31
							32

location –6b

Positions marked – means that the bus signal is present on the connector but not in use on the listed board.

The list gives the determined positions for the boards. Locations A5 to A7 may be used for memory boards (max. 48k) in other configurations.

NOTE 1: Signals connecting Display Logic I and II.

NOTE 2: Goes to connector board via W1P1 – connector board cable (location 7).

NOTE 3: Signals go to the TV circuits via A21 J2.

NOTE 4: Video signal to video board via J4-J5.

NOTE 5: Keyboard signals to and from keyboard via A21 J3.

NOTE 6: Bell signal going to loudspeaker via J6-J7.

NOTE 7: CPU clear signal from push button in front via J8.

NOTE 8: On Motherboards L-92655-0, L-92655-1 and L-92655-2 connections must be strapped between CPU and C Sync Interface when Sync Interface is used.



A = soldering side
B = component side

NOTE: The table does not indicate the polarity of the signal!

SIGNAL NAMES ON THE P2 CONNECTORS ON THE TDV 2114 MOTHERBOARD

W1P1 CONNECTOR BOARD CABLE

Pin no.	Comes from	Goes to	Signal name
1	XA20P1-3	A22J1-1A	+12V
2	XA20P1-5	" 1B	-12V
3	XA20P1-7	" 2A	GROUND
4	XA20P1-7	" 2B	GROUND
5	XA20P1-2	" 3A	+5V
6		" 3B	A OCTAL SWITCH
7	XA5P2-19B	" 4A	5 CR1
8	XA5P2-18B	" 4B	4 CR1
9		" 5A	B OCTAL SWITCH
10	XA5P2-17B	" 5B	3 CR1
11	XA5P2-16B	" 6A	2 CR1
12	XA5P2-15B	" 6B	1 CR1
13		" 7A	C OCTAL SWITCH
14		" 7B	EPS SWITCH
15	XA5P2-14B	" 8A	O CR1
16	XA5P1-13B	" 8B	- CR1
17		" 9A	TSB SWITCH
18		" 9B	NP SWITCH
19	XA5P2-12B	" 10A	& CR1
20	XA5P2-10B	" 10B	$\overline{\text{CP1}}$ CR1
21		" 11A	INT ECHO SWITCH
22	XA4P2-28B	" 11B	CT 114
23	XA4P2-27B	" 12A	CT 109
24	XA10P2-8A	" 12B	CL DATA IN
25	XA4P2-26B	" 13A	CT 106
26	XA4P2-25B	" 13B	CT 107
27	XA4P2-24B	" 14A	CT 104
28	XA10P2-18B	" 14B	CL DATA IN RET
29	XA4P2-23B	" 15A	CT 105
30	XA4P2-22B	" 15B	CT 108
31	XA10P2-19B	" 16A	TRD CT 103A
32		" 16B	CT 106A
33	XA4P2-21B	" 17A	CT 103
34	XA5P2-20B	" 17B	$\overline{\text{ST1}}$ CR1
35	XA10P2-23B	" 18A	CL DATA OUT
36	XA10P2-23A	" 18B	$\overline{\text{CON}}$ CT 108 A
37	XA4P2-30B	" 19A	CT 125
38	XA4P2-29B	" 19B	CT 115
39	XA10P2-25B	" 20A	$\overline{\text{RQTS}}$ CT 105A
40	XA10P2-26B	" 20B	CT 107A
41	XA8P2-22A	" 21A	KEY LO
42	XA8P2-23A	" 21B	KEY HI
43	XA10P2-26A	" 22A	CT 109A
44	XA10P2-28A	" 22B	CT 104A
45	XA20P1-	" 23A	+12V FLOAT
46	XA20P1-	" 23B	-12V FLOAT
47	XA10P2-22A	" 24A	CT 125A
48		" 24B	PROT GND CT 101
49	XA8P2-26A	" 25A	PRINT HI
50	XA8P2-27A	" 25B	PRINT LO

W2P1 CLUSTER CABLE

Pin no.	Colour	Goes to	Signal name
1	Flat cable,grey.	A22J2- 1A	GND V24
2		" 1B	GND V24
3		" 2A	TRD1, V24
4		" 2B	TRD0, V24
5		" 3A	RD1, V24
6		" 3B	RD0, V24
7		" 4A	+CL1, TRD
8		" 4B	+CL0, TRD
9		" 5A	-CL1, TRD
10		" 5B	-CL0, TRD
11		" 6A	+CL1, RD
12		" 6B	+CL0, RD
13		" 7A	-CL1, RD
14		" 7B	-CL0, RD
15		" 8A	TRD3, V24
16		" 8B	TRD2, V24
17		" 9A	RD3, V24
18		" 9B	RD2, V24
19		" 10A	+CL3, TRD
20		" 10B	+CL2, TRD
21		" 11A	-CL3, TRD
22		" 11B	-CL2, trd
23		" 12A	+CL3, RD
24		" 12B	+CL2, RD
25		" 13A	-CL3, RD
26		" 13B	-CL2, RD
27		" 14A	Unused
28		" 14B	
29		" 15A	
30		" 15B	
31		" 16A	+CL5, TRD
32		" 16B	+CL4, TRD
33		" 17A	-CL5, TRD
34		" 17B	-CL4, TRD
35		" 18A	+CL5, RD
36		" 18B	+CL4, RD
37		" 19A	-CL5, RD
38		" 19B	-CL4, RD
39		" 20A	Unused
40		" 20B	
41		" 21A	
42		" 21B	
43		" 22A	
44		" 22B	+CL6, TRD
45		" 23A	Unused
46		" 23B	-CL6, TRD
47		" 24A	Unused
48		" 24B	+CL6, RD
49		" 25A	Unused
50		" 25B	-CL6, RD

W3P1 KEYBOARD CABLE

Pin no.	Colour	Goes to	Signal name
1	Black	P2-22	GROUND
2	Dark green	P2-24	+12V
3	Red/yellow	P2-4	BREAK
4	White	P2-17	TRB3
5	Orange	P2-19	TRB6
6	Pink	P2-16	TRB7
7	Yellow	P2-20	TRB2
8	Violet	P2-18	TRB5
9	Brown	P2-14	TRB1
10	Grey	P2-15	TRB4
11	Blue/grey	P2-1	INTENSITY
12	Red/white	P2-13	L2, ON LINE LED
13	Red/grey	P2-9	L3, CARRIER LED
14	Red	P2-25	+5V
15	Screen	P2-21	CHASSIS GROUND
16	Light green	P2-3	STROBE
17	Red/brown	P2-5	TRANSK
18	Red/green	P2-6	CLEARK
19	Red/blue	P2-12	LINEK
20	Blue	P2-23	-12V
21	Blue/yellow	P2-11	L7, NAK LED
22	Blue/white	P2-7	L8, WAIT LED
23	Blue/green	P2-2	L6, ACK LED
24	Blue/brown	P2-8	L5, ENQ LED
25	Red/black	P2-10	L4, ERROR LED

W4P1 DEFLECTION CABLE

Pin no.	Colour	Goes to	Signal name
1	Violet	A13J1-3	+12V
2	Brown	" 4	-12V
3	Orange	" 7	+24V
4	-	-	-
5	Black	" 8	GROUND
6	Blue	" 1	H SYNC
7	Grey	" 5	H/L INT
8	Green	" 9	V SYNC
9	Grey	" 2	BLANK
10	White	" 6	INT

W5P1 VIDEO CABLE

Pin no.	Colour	Goes to	Signal name
1	White	DEFLECTION UNIT, pin 5	HORIZONTAL DEFLECTION
2	Grey	DEFLECTION UNIT, pin 2	HORIZONTAL DEFLECTION
3	Yellow	A17J4-4	FOCUS
4	Black	DEFLECTION UNIT, pin 1	VERTICAL DEFLECTION
5	Brown	DEFLECTION UNIT, pin 6	VERTICAL DEFLECTION

W5P2 VIDEO CABLE

Pin no.	Colour	Goes to	Signal name
9	White	A17J3-1	INT
8	Grey	A17J3-4	H/L INT
7	Brown	A17J3-7	-12V
6	Violet	A17J3-3	+12V
5	Blue	A17J4-1	GRID NO.2 VOLTAGE
4	Red	A17J4-5	+120V
3	Green	A17J4-3	HEATER VOLTAGE
2	Green	A17J4-2	HEATER VOLTAGE
1	Grey	A17J3-2	BLANK

W6P1 DISKETTE CABLE

Pin no.	Colour	Goes to	Signal name
1			
2		A32J1-49	GND
3			
4		" 47	GND
5		" 46	$\overline{\text{RDATA}}$
6		" 45	GND
7		" 44	$\overline{\text{WRTPT}}$
8		" 43	GND
9		" 42	$\overline{\text{TRACK 00}}$
10		" 41	GND
11		" 40	$\overline{\text{WRITE GATE}}$
12		" 39	GND
13		" 38	$\overline{\text{WDATA}}$
14		" 37	GND
15		" 36	$\overline{\text{STEP}}$
16		" 35	GND
17		" 34	$\overline{\text{SDIR}}$
18		" 33	GND
19		" 32	$\overline{\text{SEL4}}$
20		" 31	GND
21	Flat cable,grey.	" 30	$\overline{\text{SEL3}}$
22		" 29	GND
23		" 28	$\overline{\text{SEL2}}$
24		" 27	GND
25		" 26	$\overline{\text{SEL1}}$
26		" 25	GND
27		" 24	
28		" 23	GND
29		" 22	$\overline{\text{READY}}$
30		" 21	GND
31		" 20	$\overline{\text{INDEX}}$
32		" 19	GND
33			
34		" 17	GND
35			
36		" 15	GND
37			
38		" 13	GND
39			
40		" 11	GND
41			
42		" 9	GND
43			
44		" 7	GND
45			
46		" 5	GND
47			
48		" 3	GND
49			
50		" 1	GND

W8P1 DISKETTE POWER CABLE

Pin no.	Colour	Goes to	Signal
1	Red	A32J2-5	+5V
2	Blue	" 4	-5V
5	Yellow	" 1	+24V
6	Green	" 2	GND(+24V)
7	Brown	6 and 3	GND($\pm$5V)

W7P1 CASSETTE CABLE

Pin no.	Colour	Goes to	Signal name
1	Flat cable,grey.	A3J1-1A	GND
2		" 1B	$\overline{\text{SLBC}}$
3		" 2A	GND
4		" 2B	$\overline{\text{SLAC}}$
5		" 3A	GND
6		" 3B	TRBC
7		" 4A	GND
8		" 4B	TRAC
9		" 5A	GND
10		" 5B	$\overline{\text{WENC}}$
11		" 6A	GND
12		" 6B	$\overline{\text{WRDAT}}$
13		" 7A	GND
14		" 7B	WPS
15		" 8A	GND
16		" 8B	$\overline{\text{DDS}}$
17		" 9A	GND
18		" 9B	$\overline{\text{RD}}$
19		" 10A	GND
20		" 10B	$\overline{\text{RCLK}}$
21		" 11A	GND
22		" 11B	$\overline{\text{REVC}}$
23		" 12A	GND
24		" 12B	$\overline{\text{FSTC}}$
25		" 13A	GND
26		" 13B	$\overline{\text{RUNC}}$
27		" 14A	GND
28		" 14B	$\overline{\text{REWC}}$
29		" 15A	GND
30		" 15B	$\overline{\text{UNLC}}$
31		" 16A	GND
32		" 16B	$\overline{\text{RDYS}}$
33		" 17A	GND
34		" 17B	
35		" 18A	GND
36		" 18B	$\overline{\text{TPAS}}$
37		" 19A	GND
38		" 19B	$\overline{\text{TPBS}}$
39		" 20A	GND
40		" 20B	
41		" 21A	GND
42		" 21B	$\overline{\text{RUNS}}$
43		" 22A	GND
44		" 22B	$\overline{\text{CEXS}}$
45		" 23A	GND
46		" 23B	
47		" 24A	GND
48		" 24B	
49		" 25A	GND
50		" 25B	

S + E auf Bildschirm computer bezogen

V24 = CT

TTY = CL



The figure shows the signal connectors on the back panel.

Für 6.610


1 OKT A
2 OKT C
3 OKT B
4 NO PARITY
5 EVEN PARITY
6 STOP BIT
7 EXT. ECHO
8 CT 115 REC. SYNC.
9 CT 114 TR. SYNC.
10 CT 106 RFS
11 CT 107 DSR
12 CT 102 SIGNAL GND/COM RET.
13 CT 109 RCVS
14 - 12 V
15 R1
16 R2
17 C.L. RECEIVE +
18 C.L. RECEIVE -
19 - 12 V PL
20 C.L. TRANS +
1 CT 125 CALL IND.
2
3 +12V
4 CT 108 A CON
5 CT 101 PROT. GND Q
6 CT 103 TRANS. DATA
7 CT 104 RECEIVE DATA
8 CT 105 RQTS
9 KEY LO
10 KEY HI
11 PRINT LO
12 PRINT HI
13 CPU RESET
14 BELL
15 +5V
16
17
18 GND
19 PRINTER DATA (PRD)
20 PRDY
0
1
2
3
4
5
6
7

March 1978



Schaltleitung CT 106
Schalteitung CT 107

6102 CONNECTOR BOARD
WIRING DIAGRAM AND BACK
COVER SWITCHES



BOARD / VERSION	A7	A8	A9	A10
2115 C, 2115 CV	–	–	–	DISPLAY CONTROLLER
2115 L	–	–	DISPLAY LOGIC 2	DISPLAY LOGIC 1
2116 L	RAM/ PROM	CPU	DISPLAY LOGIC 2	DISPLAY LOGIC 1

Board location table for different versions of TDV 2115/16



Note:
On earlier models, instead of the Capacitor board (A33), a Zener board was used.
On the L-versions the Zener board was mounted on the solder side of the Mother board (A21).
On the C-versions the Zener board was a part of the Mother board (A21).

6102

OVERALL INTERCONNECTION DIAGRAM December 1978


MOTHER BOARD
SOLDER SIDE
VIDEO
INTENSITY
BLANKING
V. SYNC
H/L INTENS
H. SYNC
GND
GND
+24V
-12V
+12V
+5V
+5V
+12V
-5V
-12V
+24V
GND
GND
GND
+12V FL
-12V FL
MCLR
H. SYNC
BELL
BELL
1
OKI A
OKI C
OKI B
NO PARITY
EVEN PARITY
5
STOP BIT
EXT. ECHO
CT 113 REC. SYNC
CT 114 TRANS SYNC
10
CT 106 RFS
CT 107 DSR
CT 102 SIGN. GND/COMREF
CT 109 RCVS
-12V
15
RI
R2
C.L. REC. +
C.L. REC. -
-12V FL
20
C.L. TRANS +
CT 125 CALL IND.
+12V
+12V
CT 108 A CON.
25
CT 101 PROT. GND O
CT 103 TRANS DATA
CT 104 REC. DATA
CT 105 RQTS
KEY LO
30
KEY HI
PRINT LO
PRINT HI
CPU RESET
BELL
+5V
35
+5V
GND
GND
PRINTER DATA (PRD)
40
PRDY
1
5
10
15
20
25
INTENS
LG ACK LED
STROBE
BREAK
TRANS. K
CLEAR K
LB WAIT LED
LS ENQ LED
L3 CARR LED
L4 CAR LED
L7 NAK LED
LINE K
L2 ON LINE LED
TRQ1
TRQ4
TRQ7
TRQ3
TRQ5
TRQ6
TRQ2
CHASSIS GND
GND
-12V
+12V
+5V
VIDEO
SOLDER
FUSE
MAINS SWITCH
MAINS FILTER
220V~
BELL
BELL

March 1978



6102 INTERCONNECTION DIAGRAM

POWER SUPPLY



BOARD SEEN FROM THE COMPONENT SIDE

DEFLECTION



BOARDS SEEN FROM

MOTHER BOARD



BOARD SEEN FROM THE COMPONENT SIDE

RACK



BOARD RACK SEEN FROM TH

VIDEO



FROM THE COMPONENT SIDE



BOARD SEEN FROM THE SOLDER SIDE



FROM THE FRONT

DEFLECTOR COIL



6102

LOCATION OF ADJUSTING POINTS, MOTHER BOARD PIN CONFIGURATIONS AND BOARD LOCATIONS