The Q1 Floppy Data Format and address mark

Author: Karl Wacker 26.7.2024

I had a chance to do a bit of reverse engineering on the Q1 double density data format and address mark. Please excuse any errors in this and other documents - I am recreating the information from a partial reverse engineering of the ROM listings and what I remember from when I was at Q1 at least 45 years ago!

Please pass this along to the others so that those who are trying to read the floppy disks understand the quirks of the Q1 DD format.

I hope all is well on your side of the Atlantic.

Karl

The Q1 double density format was developed before the industry standard double density address mark encoding was announced.

This and the fact that Q1 floppy disks are recorded at a slightly lower data rate so that then had less problems with the early Shugart SA800 floppy drive's bit smearing on playback.

Industry standard double density is based around using a 8MHz or 16MHz crystal for write timing.

Q1 adapted a 7MHz / 14MHz crystal timing instead.

The Q1 address mark is a gap of 2-1/2 bit times between transitions on the MFM encoded data, instead of the normal 1, 1-1/2 or 2 bit times to encode the MFM data.

The data is encoded with the assumption that in the two 1/2 bit time cells for encoding, the data bit is encoded in the first 1/2 bit time of the cell, and the clock in the second 1/2 bit time of the cell.

I've included a timing diagram of the address mark encoding (updated 8/9/2024).

Q1 MFM DATA + ADDR MARK

0X00 BYTE	0X9E BYTE	[CORRECTED]
0 0 0 0 0 0 0 0	10011101	RAW DATA
7 6 5 4 3 2 1 0 C C C C C C C C	76543210 DCDDDD	
	3 3 3 2 2 4	MFM ENCODED
7 6 5 4 3 2 1 0 C C C C C C C	7 6 5 4 3 2 1 0 D C D D D D	MFM ENCODED
2 2 2 2 2 2 2 5	3 3 2 2 4	+ Q1 ADDR MARK
Q1 ADDRESS MARK [2-1/2 BIT TIME GAP]		NUMBER [2,3,4,5] IS THE # OF HALF BIT TIMES
CAUSED BY DROPPING A CLOCK TRANSITION		BETWEEN TRANSITIONS OF THE MFM ENCODING
DURING CLOCK TIME OF BIT 0. THIS IS A		
"VIOLATION" OF THE MFM	ENCODING RULES	

The Q1 floppy controller primarily read and writes the proprietary Q1 format.

A later document will describe the floppy formatting process

Note that the disk controller uses the WAIT* signal to "freeze" the Z80 and synchronize it to the byte transfer logic in the disk controller [there is no 'busy test bit for data transfers and that doing a I/O read from port 9 writes 0x00's to the drive w/o generating an address mark.]

The format consists of sets of header and data records.

The header record consists of the following:

1) several '0x00' bytes

- 2) a 0x00' byte with the Q1 address mark embedded in it
- 3) a "0x9E identifier byte
- 4) the disk track #
- 5) the sector #
- 6) the record cksum [modulo 256 suml] of 0x9e + track # + sector #
- 7) a 0x10 trailer byte
- 8) a 0x00 byte

The data record consists of

1) 5 0x00 bytes [as a spacer for timing]

- 2) a 0x00' byte with the Q1 address mark embedded in it
- 3) a 0x9B identifier byte
- 4) from 8 o 511 bytes of data
- 5) a cksum byte [modulo 256 sum} of the data
- 6) a 0x10 trailer byte
- 7) a 0x00 byte

After each data record, while the disk is being formatted, a data gap consisting of [3/32 times the sector length] bytes to allow for speed variations in the drive's rotational speed.

Reading a record:

[there are implied retry limits if an error occurs in each of the following steps]

1) copy offsets 0 & 1 to 16 & 17 in file descriptor, the desired drive is selected, and tested for a ready state. if not ready, an error code is returned,

2) a check is made of the current track # by doing a read of the next readable header and if the cksum is good, the track's # is saved. the desired track & record # are computed from # in offsets 0 & 1 in file descriptor

3) the drive is stepped to what it thinks is the correct track.

4) the next readable header's track # is read and and if incorrect, step 3 is repeated

- 5) the record # of the header record is compared against the desired one.
- 6) if it is the wrong sector #, goto step 4
- 7) wait [in a small time window] for an address mark and 0x9B data.
- 8) read the next bytes [offsets c & d in file descriptor], and then the cksum and 0x10 trailer byte

9) repeat from step 4 if there is a bad cksum or missing 0x10 byte

10) update file descriptor offsets 0&1

11) exit if done, otherwise repeat for the next record[s]

Writing a record:

[there are implied retry limits if an error occurs in each of the following steps]

verify if the file is writable [msb of Last track # in file descriptor]

Steps 1 thru 6 are the same as for reading a record

7) turn on write gate

8) read several bytes [will write them w/o address mark]

- 9) write 0x00 byte to generate 0x00 byte with address mark timing
- 10) write 0x9B byte, zero the cksum
- 11) write desired # bytes [offset c & d in file descriptor]and add to the cksum
- 12) write computed [modulo 256] cksum byte
- 13) write 0x10 trailer byte
- 14) write 0x00 [trailer byte
- 15) turn off write gate to floppy drive

16) update 0 & 1, a & b in file descriptor

17) exit if done otherwise repeat for the next record[s]

Addendum 2.8.2024

The original Q1/Lite floppy controller for 8" floppies used three I/O addresses - 0x9, 0xA & 0xB.

The controller used in later versions of the Q1/Lite [as seen from the description in a newer version of the Q1 ROS manual had a different design. [It had a FIFO for reading/writings].

The operation of the Q1/Microlite floppy controller is identical to that of the Q1/Lite except for the following:

1) The data transfer rate was half that of the Q1/Lite floppy controller.

2) It used I/O addresses 0x19, 0x1A & 0x1B.

3) It could only select drives 5 and 6, instead of 1 thru 4.

I/O address usage of the 8" version of the floppy controller:

- Note In all operations using I/O address 0x9, the controller used the "WAIT*" signal on the I/O bus to syncronize the timing of read/write operations instead of using a "busy bit" test.
- 0x9 In read mode, reading would track the disk data stream, and when a Q1 address mark was detected, synchronize the serial data stream to byte conversion circuit, set the address mark detection flag, and uses the "WAIT*" signal on the I/O Bus to 'lock' I/O reads from I/O address 0x9 to the disk data stream.

If the bit 7 of I/O address 0xB [WRITE GATE] is set to enable write mode, I/O reads from address 0x9 would write 0x00 bytes [MFM encoded] to the floppy disk while using the "WAIT*" signal to keep the 0x00 bytes written with the proper timing.

The first write to I/O address 0x9, after "WRITE GATE" is turned on, in addition to writing the usual 0x00 byte, would cause the controller to suppress the last zero to zero bit MFM transition and cause a "forbidden" MFM encoding [the 2-1/2 bit address mark the read logic detects].

Thereafter, all bytes written to 0x9 are encoded via MFM 'rules' and written to the floppy disk, while the "WRITE GATE" is on...

When formatting the disk, the "WRITE GATE" has to be turned off and on to reset the address mark circuitry, so that the address marks for each sector header and data sector can be generated.

=========

0xA Reading from this address returns the following status:

- Bit 0 parallel multiplexer busy [A device to share one floppy controller between several Q1/Lite systems]
- Bit 1 -indicates double sided disk in a quad density drive is up to speed.
- Bit 2 reads zero
- Bit 3 reads zero
- Bit 4 indicated selected drive is at track 0
- Bit 5 pulses high when the index hole on the selected floppy is seen.
- Bit 6 indicates single sided disk is loaded and up to speed.
- Bit 7 indicates Address Mark has been detected reset by reading I./O address 0xA [if set]

=====

- 0xA writing to this address selects the floppy drive wanted,
- Bit 0 select drive 1 & load head
- Bit 1 select drive 2 & load head
- Bit 2 select drive 3 & load head
- Bit 3 select drive 4 & load head
- Bit 4 select drive 5 & load head
- Bit 5 select drive 6 & load head
- Bit 6 select drive 7 & load head
- Bit 7 select side 1 on double sided drives

- 0xB writes to the I/O address do the following:
- Bit 0 thru Bit 3 don't care [not used]
- Bit 4 if set, selects single density read operation
- Bit 5 step selected floppy drive 1 step in direction selected by bit 6
- Bit 6 if s, bit 5 will cause one step "away" from track 0
- Bit 7 turns on write signal to floppy drive and enables floppy controller write logic.

======

0xB - reading from this I/O address has no effect / are not implemented on controller Karl